Minimal digital chaotic system

Erivelton G. Nepomuceno\textsuperscript{a}, Arthur M. Lima\textsuperscript{a}, Janier Arias-Garcia\textsuperscript{b}, Matjaž Perc\textsuperscript{c,d,e},∗, Robert Repnik\textsuperscript{c}

\textsuperscript{a}Control and Modelling Group (GCMD), Department of Electrical Engineering, Federal University of São João del-Rei, São João del-Rei, MG 36307-352, Brazil
\textsuperscript{b}Department of Electronic Engineering, Federal University of Minas Gerais, Brazil
\textsuperscript{c}Faculty of Natural Sciences and Mathematics, University of Maribor, Koroska cesta 160, Maribor SI-2000, Slovenia
\textsuperscript{d}CAMTP – Center for Applied Mathematics and Theoretical Physics, University of Maribor, Mladinska 3, Maribor SI-2000, Slovenia
\textsuperscript{e}Complexity Science Hub Vienna, Josefstädterstraße 39, Vienna A-1080, Austria

\textbf{A R T I C L E   I N F O}

Article history:
Received 11 January 2019
Accepted 20 January 2019
Available online 29 January 2019

Keywords:
Chaos
Nonlinear dynamics
FPGA synthesis
Computer arithmetic
Digital system

\textbf{A B S T R A C T}

Over the past few decades, many works have been devoted to designing simple chaotic systems based on analog electronic circuits. However, the same attention is not observed in digital chaotic systems. This paper presents a design of a digital chaotic system using a digit complement. This special case of fixed-point number representation allows us to reduce the silicon area and the number of logic elements to perform the arithmetic operations. The design presents a configurable number of bits, and it is based on the logistic map. The proposed circuit has been implemented on a reconfigurable hardware, FPGA Cyclone V, showing that the number of logic elements has been significantly reduced compared to other works in the literature.

© 2019 Elsevier Ltd. All rights reserved.

1. Introduction

Much research in recent years has focused on exploiting chaotic systems in cryptography [1–5]. Chaos theory has emerged as a promising solution to develop schemes for cryptographic protocols, used to multimedia encryption [3,6,7] or secure transactions and crypto-currencies [8,9]. An important aspect of this research is the development of simple and reliable chaotic systems. Although, a great attention has been observed to design simple analog electronic circuits [10–12], the same attention is not observed to digital chaotic systems.

In general, the field-programmable gate array (FPGA) has been widely applied as an flexible and efficient digital platform to implement digital chaotic systems. Chaotic system using FPGA has generated considerable recent research interest [13]. Generally, the main focus is the reproduction of equations by means of a detailed description of arithmetic operations [14]. As an example, Hua et al. [15] have proposed a sine-transform-based chaotic system of generating one-dimensional (1-D) chaotic maps and implemented on FPGA. The authors suggested that the designed chaotic system is robust, and it presents a simple hardware implementation. The reader can refer to [16–20] and references therein for numerous contributions on chaotic systems designed on FPGA.

Notwithstanding the extensive research effort that has gone into chaotic systems on FPGA, few studies have focused on reducing the number of logic elements using number representation. For instance, Falk and Houk [21] have used residue number system arithmetic operations to respectively determine solutions for the polynomial equations. The solutions are iteratively computed and expressed as residue values. Giard et al. [22] has implemented a discrete-time chaotic generators focusing on power consumption, resource usage, and maximum execution frequency. The authors have used fixed point number representation. A different approach has been adopted by Masmoudi et al. [23], who have proposed a scheme for image encryption based on the use of a chaotic map with large key space and continued fractions. In this work, we have proposed a novel design of digital chaotic system based on digit complement. The digit complement is a case of fixed-point number representation. With this representation, it has been possible to design a digital chaotic system with a smaller number of logic elements to perform the arithmetic operations. The proposed digital chaotic system also presents a configurable number of bits and it has been implemented on reconfigurable hardware, FPGA Cyclone V. The chaotic property has been validated by computing the largest positive Lyapunov [24].
The paper is organized as follows. In the next section, we describe the application of digit complement to design of digital chaotic systems. Research results are summarised in Section 3 and some concluding remarks are given in Section 4.

2. Design of digital chaotic system

This section presents the design of a digital chaotic system. We have used a modified version of the logistic map [25]. First, the numerical representation used is introduced, followed by the description of the arithmetic operations and the algorithm of the multiplier.

2.1. Numerical representation

Representation by complement is one of the most used binary number representations. There are basically two types of complement: the radix complements and the digit complement. What differs from each other is how a constant of complement M is conceived depending on the number of bits k. This form of representation is highly detailed by Parhami [26]. Consider the digit complement:

\[ M = 2^k - ulp, \]  

where \( ulp \) is unit in the least position. The logistic map is given as follows [25]:

\[ x_{n+1} = rx_n(1 - x_n), \]  

where \( r \in [0, 4] \) is the bifurcation parameter and the sequence obtained by iterating Eq. (2) is represented by \( x_n \in [0, 1] \).

Let \( x_{2,n} \) be the nth term of the sequence of logistic map in base 2. A binary number is represented by \( x_{2,n} = b_1b_2b_3b_4, \ldots, b_k \) and \( x_{2,n}^d \) is the digit complement such as

\[ x_{2,n}^d + x_{2,n} = M = 2^k - ulp, \]

where

\[ x_{2,n}^d = b_1b_2b_3b_4, \ldots, \text{bar} b_k, \]  

The summation of a number and its digit complement is \( x_{2,n} + x_{2,n}^d = 1111 \ldots 111 \). In the radix complements we have \( M = 2^k \). It is clear that two types of complements are differ by one \( ulp \). Thus, the radix complements \( x_{2,n}^d \) is given by:

\[ x_{2,n}^d = x_{2,n} + ulp. \]  

2.2. Proposed numerical representation by digit complement

According to Eq. (2), we have \( x_n \in [0, 1] \) for \( 0 < r < 4 \). Thus, using fixed-point, \( x_{2,n} \) is represented by fractional binary number, such as:

\[ x_{2,n} = 0.b_1b_2b_3b_4, \ldots, b_k, \]

in which the conversion to decimal is:

\[ x_{10} = \sum_{i=1}^{k} b_i \times 2^{-i}. \]

Therefore, a fractional binary number and the digit complement of its fractional part is

\[ x_{2,n} + x_{2,n}^d = 0.1111 \ldots 1 = 12 - ulp. \]

An interesting aspect is that \( x_{2,n}^d \approx 1 - x_{2,n} \) as long as \( k \rightarrow \infty \) and \( x_n \in [0, 1] \). A factor can easily be applied to correct this difference. The number 12 can be represented as a fractional binary and at the same time set the constant \( M = 1 \). In such way, digit complement of the fractional part of \( x_{2,n} \) is \( 1 - x_{2,n} \). Thus,

\[ M - x_{2,n} = 12 - x_{2,n} = x_{2,n}^d. \]

Hence, the logistic map is represented by:

\[ x_{2,n+1} = r_{2,n}x_{2,n}^d. \]  

2.3. Multiplier

The multiplication operation \( x_{2,n}x_{2,n}^d \) is responsible for the only arithmetic operation involved in this system, as shown in (5). First, let us present this multiplication with 2 bits and \( r_2 = 1 \). The result of multiplication is \( b_0b_1 + b_1b_0 \), which can be implemented by a XOR gate. Notice that there is no need to establish subsystems to represent the first element nor the last element. This observation has been used to develop the multiplication algorithm as follows. The multiplication operation is composed by subsystems which performs the summation of each row element that belongs to the same column [26]. The sum of the elements presented in a single column can be represented by a XOR gate. In this paper, we have considered summation from each column of the shift–add algorithm, which has been implemented by means of hardware description language in Intel Quartus Prime Software. The multiplier is presented in Algorithm 1 for an hardware description language representation.

The adopted multiplier procedure has a huge impact on the number of elements used to synthesise the logistic map. If it is possible to reduce the amount of input, by consequence, the amount of carry is also reduced. At the output of the multiplier (see Fig. 1), there is a shift register that receives the value of the variable \( s \) with \( 2 \times n \) bits width, which excludes the two most significant bits corresponding to a multiplication by 4 sending the 8 most significant bits to the output. This can be done because the orbit of the logistic map is within [0,1] and \( x_nx_n^d \leq 0.25 \) as \( r = 4 \).

The bifurcation parameter \( r \) is set as 4, which allows to be implemented as a simple shift register, since the multiplication of a binary number by power of 2 is a left shift operation. Using the multiplier as presented in the Algorithm 1 and by means of Eq. (5), the overall digital system is presented in Fig. 1. This design is able to reproduce the logistic map using only one arithmetic operation, the multiplication as described in Algorithm 1 and a shift register.
Fig. 2. (a) Iteration of logistic map represented in the digital system for 5 bit-widths, namely 8, 16, 32, 64 and 128 bits. Although the sequences have the same initial condition, they diverge exponentially as different number representation yields different computer realisations. According to Peixoto et al. [27], this feature is equivalent to sensitivity to initial conditions. $n$ is the iterate number. In this figure, we have shown the range of $n$ between 80 and 95. (b)–(f) represent the natural logarithm of the lower bound error, $\ln(|lbe|)$, calculated according to [24]. These figures are in line with Fig. 1(a) shown in [24].
Other similar solutions in literature have presented more complex outcomes. Pande and Zambreno [28] have presented a modified logistic map dealing with double floating point precision to increase the Lyapunov exponent and uniformity of bifurcation map, which has been implemented in one of the top family FPGA devices of Xilinx, the Virtex-6. Tolba et al. [29] have investigated Speech Encryption using a Virtex-5 using modified logistic map with 3 × registers and 2 × multipliers as well as 2 × adders to deal with 32-bits in fixed-point representation. Dabal and Pelka [30] has adopted logistic map using the expression \( x_{n+1} = (4x_n)(1 - x_n) \) which implies in an extra subtraction operation to perform the \((1 - x_n)\).

Comparing the results in [30], the digital signal processing units is 16 for 64-bits, while our proposed design has only employed 9 units.

### 4. Conclusion

This paper has presented a design of digital chaotic system using digit complement. The design has been implemented in a hardware language description (VHDL), which allows flexibility regarding the number of bits. The computation of the largest Lyapunov exponent for 8, 16, 32, 64 and 128 bits is in good agreement with the literature which is an evidence of the chaotic properties of the system. The advantage of the proposed approach has been shown by a substantial reduction in the number of digital devices. As many of applications for chaotic system are based on digital systems, such as cryptography, we believe that this work opens a new path for future research endeavours. As future research the authors are investigating the use of other chaotic maps, such as the tent map and quadratic map.

### Declaration of interests

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

### Acknowledgments

Erivelton. G. Nepomuceno was supported by Brazilian Research Agencies: CNPq/INERGE (Grant No. 465704/2014-0), CNPq (Grant No. 425509/2018-4) and FAPEMIG (Grant No. APQ-00870-17). Matjaž Perc was supported by the Slovenian Research Agency (Grants J1-7009, J4-9302, J1-9112 and P1-0403). We would also like to express our gratitude to Josefredo Gadelha da Silva for his valuable advice and discussions.

### References


### Table 1

<table>
<thead>
<tr>
<th>Bits</th>
<th>Logic</th>
<th>Registers</th>
<th>DSP</th>
<th>Freq. (MHz)</th>
<th>((\lambda))</th>
<th>Literature</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>5</td>
<td>16</td>
<td>1</td>
<td>125</td>
<td>0.6809</td>
<td>0.693</td>
</tr>
<tr>
<td>16</td>
<td>9</td>
<td>32</td>
<td>1</td>
<td>125</td>
<td>0.7325</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>17</td>
<td>68</td>
<td>3</td>
<td>108</td>
<td>0.6902</td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>108</td>
<td>86</td>
<td>9</td>
<td>68</td>
<td>0.6906</td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>1,061</td>
<td>197</td>
<td>25</td>
<td>43</td>
<td>0.6910</td>
<td></td>
</tr>
</tbody>
</table>

3. Results and discussion

The proposed digital chaotic system has been implemented using the VHDL language in the Intel Quartus Prime Software. This system has been targeted on the low-cost device Cyclone V SGEMA4U23CG and its functional simulation has been performed on ModelSim-Intel FPGA Starter Edition. The Intel Quartus Prime Software was settled to infer its use of multipliers, which usually increases performance and reduces logic resource utilisation.

The digital chaotic system with (8, 16, 32, 64, 128) has been iterated and converted to decimal base, as shown in Fig. 1. As pointed out by Peixoto et al. [27], it is possible to observe divergence of the pseudo-orbits due to different number representation, which is expected for a chaotic system. The digital chaotic system has been validated by means of the largest Lyapunov exponent. Table 1 presents the calculated values of the Lyapunov exponent, which are in good agreement with the correct value. Moreover, according to [24], the largest Lyapunov exponent can be identified through slope of line of the logarithm of the lower bound error.

Fig. 2(b)–(f) presents this slope for 8, 16, 32, 64 and 128 bit-widths, respectively. These figures are in line with Fig. 1(a) shown in [24], which strongly confirms the chaotic behaviour of designed digital chaotic system.

The resource consumption of the proposed design of digital chaotic system is shown in Table 1. The performance results have revealed a reliable frequency from 125MHz to 43MHz for 8 to 128 bit-widths. The adaptive logic module used in Cyclone V with 8-input, four registers and digital signal processing blocks have applied an average logic utilisation of 1% to 7% and a digital signal processing usage up to 30% (see Table 1). This is an interesting result regarding the authors purposes of simplifying arithmetic operation systems. If it is compared to systems of higher level of abstraction as discussed by Silva et al. [20] it is clear the efficiency (lower amount of logic elements) that our novel technique has achieved. It has been used 1471 logic elements, 16 9-bits multipliers and 1358 registers for a digital chaotic system with 32 bits targeted on Cyclone IV as described in [20].


