

consists of an LNA followed by an IQ demodulator with built in automatic gain control (AGC). The IQ outputs feed a pair of low pass anti-aliasing filters implemented using Analog Devices AD8132 differential op-amps. Both the receiver frequency and gain are under full software control from the system PC. The differential IQ signals are output for further processing by the receive baseband board. The complete receiver has a noise figure of less than 5dB, bandwidth of 40MHz and 48dB of gain control.

IV. BASEBAND SECTION

The baseband section comprises two boards, the transmitter baseband board and the receiver baseband board. The transmitter baseband board consists of a USB 2.0 interface to the host computer, a dual high-speed DAC with filtering, and a clock generator chip to control the conversion rate. The maximum sample conversion rate is 200MSps at 16bits resolution with a maximum analogue bandwidth of 40MHz on both I and Q channels. The USB 2.0 interface permits a maximum data transfer rate of 480Mbps. The radio transmitter board plugs into this board in 'piggyback' fashion through a series of SMB connectors, Figure 7, this makes for a low loss robust connection.

The receiver baseband section is of similar construction. It consists of a USB interface to the host computer, a multiplexer, two high-speed ADCs, a clock control chip and two anti-aliasing filters. This board is capable of digitizing the I and Q channels at 80MSps with 16 bits of resolution.

Although the ADC's and DAC's are capable of very high conversion rates, currently the maximum operating speed of the system is limited by the USB interface and the radio software running on the PC.

V. SOFTWARE

The software can be divided into three sections [3]:

- The API or user interface software which allows the user to run third party software programs
- A USB driver for the Linux operating system that enables communication between the PC and the SDR hardware.
- The embedded code running on the USB microcontroller (CY7C68013A), which allows the PC to control the SDR hardware.

A diagrammatic representation of this software structure is shown in Figure 2. This approach produces a software system

that hides hardware specific details and provides a consistent and high-level base from which to develop user applications for controlling our SDR hardware prototype. Existing software radio platforms such as OSSIE from Virginia Tech and IRIS from Trinity College Dublin [4] are two examples of applications for rapid development of SDR components and waveforms. These software radio platforms can be easily integrated with our software system.




Figure 2: Software modules

VI. MEASUREMENTS

In order to verify that the SDR platform including hardware and software was fully functional, a simple communications link was set up at 2.35GHz. The system was used to transmit data between two laptop computers at 256kbps using BPSK with 8 samples per symbol. The received data was processed with Matlab to extract eye and constellation diagrams, the Matlab Simulink block diagram is shown in Figure 3.

Figure 4 shows the spectrum at the transmitter output for BPSK modulated with a 256kbps PBRs-23 data stream. The output is a clean sinc function with a power level of about 10dBm when integrated over a 5MHz bandwidth.

Figure 5 and Figure 6 show the eye and constellation diagrams at the receiver laptop. There is very little noise present as the attenuation between transmitter and receiver





Figure 3: Matlab implementation

was only 50dB which guaranteed a high CNR. There was an undesirable DC offset on the recovered data as can be seen on the eye and constellation diagrams however this problem will be rectified in the near future.



Date: 27.MAR.2008 11:07:54

Figure 4: BPSK Spectrum at transmitter output




Figure 5: Eye diagram for received BPSK signal




Figure 6: Constellation diagram for received BPSK signal

A photograph of the hardware elements of the SDR platform is shown in Figure 7.




Figure 7: SDR hardware platform

VII. CONCLUSIONS

This paper presented a test platform for the exploration and development of SDR technology. The hardware uses off-the-shelf components in a wide bandwidth direct conversion transceiver architecture. The software allows easy configuration of the hardware and can be integrated with existing software radio platforms such as OSSIE from Virginia Tech or IRIS from Trinity College Dublin. A simple BPSK communications link was established between two laptop computers and measurements at different points on this link were presented.

ACKNOWLEDGMENT

The authors would like to thank the Centre for Telecommunications Value Chain Driven Research (CTVR) and the Science Foundation of Ireland for supporting this research.

REFERENCES

- [1] W. Tuttlebee, Ed., *Software Defined Radio, Enabling Technologies*, John Wiley & Sons, Chichester, UK, 2002.
- [2] G.Baldwin, L.Ruiz, L.Barrandon, R.Farrell, "Low cost experimental Software Defined Radio Systems", SDR Technical Forum 2007, 5-9 November, Denver Colorado
- [3] M.Sanchez Mora, L.Ruiz, G.Baldwin, R.Farrell, "Software engine development for SDR", SDR Technical Forum 2007, 5-9 November, Denver Colorado.
- [4] <http://ossie.wireless.vt.edu/trac> , <http://ntrg.cs.tcd.ie/swradio.php>