MURAL - Maynooth University Research Archive Library



    A New PRNG Hardware Architecture Based on an Exponential Chaotic Map


    Cardoso, Matheus B. R. and da Silva, Samuel S. and Nardo, Lucas G. and Passos, Roberto M. and Nepomuceno, Erivelton and Arias-Garcia, Janier (2021) A New PRNG Hardware Architecture Based on an Exponential Chaotic Map. 2021 IEEE International Symposium on Circuits and Systems (ISCAS). pp. 1-5. ISSN 2158-1525

    [img]
    Preview
    Download (1MB) | Preview


    Share your research

    Twitter Facebook LinkedIn GooglePlus Email more...



    Add this article to your Mendeley library


    Abstract

    Recent works have been claiming efficient hardware architectures, showing a considerable endeavor to implement chaotic maps in the digital domain. However, there is a critical issue with the chaotic degradation in the digital environment due to its finite numeric precision, that it is still an unsettled topic in the research community. Additionally, less attention has been given to synthesize a methodological approach to how to calculate the exponential function in hardware. In this paper, two novel hardware designs to represent the exponential chaotic map have been suggested. We have employed a perturbation method to avoid the chaotic degradation. 64-bit fixed-point and 32-bit floating-point formats were investigated. Moreover, an approximation of Euler's number by a finite series and the Horner's method have been undertaken to further minimize the proposed hardware. Results show that both proposed hardware architectures consume a fewer number of components. The designed systems present a positive Lyapunov exponent, which suggests a chaotic behavior. Ultimately, the NIST SP 800-22 test, the histogram, and the autocorrelation function show that the new hardware architectures present pseudo-random properties.

    Item Type: Article
    Keywords: Exponential Chaotic Map, Chaotic Systems, Chaos, FPGA, PRNG, Computer Arithmetic
    Academic Unit: Faculty of Science and Engineering > Electronic Engineering
    Faculty of Science and Engineering > Research Institutes > Hamilton Institute
    Item ID: 16855
    Identification Number: https://doi.org/10.1109/ISCAS51556.2021.9401653
    Depositing User: Erivelton Nepomuceno
    Date Deposited: 16 Jan 2023 16:16
    Journal or Publication Title: 2021 IEEE International Symposium on Circuits and Systems (ISCAS)
    Publisher: IEEE
    Refereed: Yes
    URI:
    Use Licence: This item is available under a Creative Commons Attribution Non Commercial Share Alike Licence (CC BY-NC-SA). Details of this licence are available here

    Repository Staff Only(login required)

    View Item Item control page

    Downloads

    Downloads per month over past year

    Origin of downloads