MURAL - Maynooth University Research Archive Library

    12 MHz to 5800 MHz Fully Integrated, Dual Path Tuned, Low Jitter, LC-PLL Frequency Synthesizer

    Keady, Aidan and Szczepkowski, Grzegorz and Farrell, Ronan (2012) 12 MHz to 5800 MHz Fully Integrated, Dual Path Tuned, Low Jitter, LC-PLL Frequency Synthesizer. In: 23rd Irish Signals and Systems Conference, June 28-29 2012, Maynooth, Ireland.

    [img] Download (392kB)

    Share your research

    Twitter Facebook LinkedIn GooglePlus Email more...

    Add this article to your Mendeley library


    This paper presents a realised prototype of fully integrated CMOS LC-PLL frequency syn- thesizer. The circuit delivers a wide range of clock signals between 12 MHz and 5800 MHz, with average long term jitter of only 4 ps. The primary application of the presented circuit includes high speed series data transmission links. Low power consumption of the complete synthesizer (including bias circuitry), in the range of 50mW from dual 1.2 V/3.3 V supply, is in line with energy efficient solutions for modern elec- tronic systems. The circuit is developed using a standard RF UMC 130 nm CMOS process reducing design time and necessity for customisation of its components. Full integration of RC loop filter is obtained us- ing dual path tuning scheme, involving two separate charge pumps, two filter paths and specially modified LC-VCO architecture. Total synthesizer area including PLL circuitry with set of programmable frequency divider, output RF drivers, two separate VCO circuits and all auxiliary bias circuitry occupies no more than 0.7 mm2 of active area.

    Item Type: Conference or Workshop Item (Paper)
    Additional Information: Authors would like express their gratitude to Mr. Chris Gorman of EagleIC for layout design, RedMere for layout, project hosting, tapeout, consultancy and measurements, S3Group formeasurements,Mr. Gerry Corley of ISAAT Technologies for test board and LabView routine design, Analog Devices for constructive comments on PLL synthesizers. MCCI project under EI contract CC/2008/2406.
    Keywords: Frequency synthesis; phase lock loop; dual path tuning;
    Academic Unit: Faculty of Science and Engineering > Electronic Engineering
    Item ID: 3956
    Depositing User: Ronan Farrell
    Date Deposited: 23 Oct 2012 14:51
    Refereed: Yes
    Use Licence: This item is available under a Creative Commons Attribution Non Commercial Share Alike Licence (CC BY-NC-SA). Details of this licence are available here

    Repository Staff Only(login required)

    View Item Item control page


    Downloads per month over past year

    Origin of downloads