Zanini, Francesco (2007) Architectural Improvements Towards an Efficient 16-18 Bit 100-200 MSPS ADC. Masters thesis, National University of Ireland Maynooth.
Zanini, Francesco, Mickael, Soudan and Farrell, Ronan (2007) Methodology for Minimizing Mismatches in Time-Interleaved ADCs. In: 15th IMEKO TC4 International Symposium and the 12th Workshop on ADC Modelling and Testing, 18-22 September 2007, Iaşi, Romania.
Zanini, Francesco, Soudan, Michael and Farrell, Ronan (2007) Methodology for Minimizing Timing Mismatch in Time-Interleaved ADCs. In: 15th IMEKO TC4 International Symposium and the 12th Workshop on ADC Modelling and Testing, 2007.
![[up]](/style/images/multi_up.png)
Up a level